Asian Journal of Mechatronics, and Electrical Engineering (AJMEE)
Vol. 2, No. 2 2023: 121-132

AI in VLSI Design Advances and Challenges: Living in the Complex Nature of Integrated Devices

Ashif Mohammad[1*] , Rimi Das[2] , Md Aminul Islam[3], Farhana Mahjabeen[4]
[1]Deputy Station Engineer, Bangladesh Betar, Dhaka
[2]Graduate Teaching Assistant, MS in Electrical and Computer Engineering, Idaho State University
[3]Researcher, School of Computing and Technology, University of Gloucestershire, UK
[4]Assistant Radio Engineer, Bangladesh Betar, Dhaka
Corresponding Author: Ashif Mohammad ashif028628@gmail.com

ARTICLEINFO

Keywords: Evolvable Hardware, Computation medium, Future Technology, Scalability

Received : 18, July
Revised : 20, August
Accepted: 22, September

ABSTRACT

This article investigates vital VLSI configuration progress, including nanotechnology, 3D coordination, high-level materials, Framework on-Chip (SoC) plan, and state-of-the-art bundling advancements. Security concerns about equipment weaknesses and the consistent apparition of financial and mechanical oldness further confuse the scene. Looking forward, the article frames arising patterns in VLSI configuration, including simulated intelligence joining, quantum processing structures, neuromorphic figuring, and photonics combination. It proposes expected arrangements, like cooperative environments, advancements in warm administration, security-by-plan standards, coordinated techniques, and expanded interest in schooling. The end considers the ramifications for the future, stressing the requirement for consistent variation, interdisciplinary joint effort, and a groundbreaking way to deal with bridling the maximum capacity of coordinated gadgets in the mind-boggling universe of the VLSI plan.

DOI prefik: https://doi.org/10.55927/ajmee.v2i2.7763
ISSN-E: 2963-2668
https://journal.formosapublisher.org/index.php/ajmee

INTRODUCTION

VLSI configuration is the most common way of making coordinated circuits by joining millions or billions of semiconductors on a solitary chip. VLSI configuration empowers the improvement of cutting-edge electronic gadgets that power our advanced world, for example, cell phones, chips, and IoT gadgets. VLSI configuration faces many difficulties and opens doors as innovation downsizes and its intricacy increments. In this article, I will talk about some of the principal challenges and chances of the VLSI plan, what they mean for the plan cycle and the eventual outcome.

One of the fundamental difficulties of VLSI configuration is its intricacy. VLSI configuration includes managing complex designs, information ways, memory orders, and interconnects while meeting execution, power, and region necessities. As the quantity of semiconductors on a chip expands, the plan intricacy likewise increments dramatically. This represents a few troubles for the planners, for example, dealing with the plan order, parcelling the plan into modules, streamlining the rationale and number-crunching tasks, and guaranteeing the rightness and heartiness of the plan. Additionally, the intricacy of VLSI configuration likewise builds the confirmation intricacy, which is the errand of checking the usefulness, execution, and dependability of the plan at different degrees of reflection, from rationale to framework. Confirmation is a tedious and severe asset-serious undertaking requiring modern check devices and strategies, like proper techniques, recreation, imitation, and prototyping. Check is additionally pivotal for guaranteeing the quality and security of the result, particularly for applications that include human lives, like clinical gadgets and independent vehicles.

One more significant test of VLSI configuration is the power of the board. VLSI configuration requires offsetting execution with energy productivity and utilizing different procedures, for example, power gating, voltage scaling, and clock gating, to improve power utilization. Power the executives is significant for diminishing the intensity dispersal and further developing the battery duration of the electronic gadgets. Be that as it may, powering the board additionally presents new difficulties for the planners, for example, managing the compromises between execution and power, taking care of the unique power varieties, and guaranteeing the unwavering quality and security of the power supply. Moreover, the power of the board likewise influences the actual plan difficulties, which are the difficulties of putting and directing a vast number of parts on a chip while meeting timing, power, and region requirements. An actual plan is an intricate undertaking that requires streamlining floor arranging, using progressed calculations for situation and steering, and resolving issues like clog and sign honesty to accomplish a genuinely robust plan.

A third massive test of VLSI configuration is a plan for manufacturability (DFM). DFM is the test of guaranteeing that the plan can be fabricated at scale with adequate yield and quality. DFM becomes more complex as innovation hubs contract, and new issues like interaction varieties, lithography impediments, and yield improvement emerge. Process varieties are the varieties in the actual boundaries of the semiconductors, like size, shape, and edge voltage, because of the assembling blemishes. Process varieties can influence the plan's presentation, power, and usefulness and cause disappointments and deformities. Lithography impediments are the constraints in the optical methods used to move the plan designs onto the silicon wafer. Lithography limits can cause twists and errors in the plan highlights and cut off the versatility and thickness of the plan. Yield improvement is the test of boosting the quantity of valuable chips created from a wafer. Yield improvement requires enhancing formats, performing factual examination, and utilizing strategies like Plan Innovation Co-Streamlining (DTCO) to address DFM challenges and guarantee high assembling yield.

LITERATURE REVIEW

The impact of AI on VLSI design was first demonstrated in 1985 by Robert. S. Kirk. He briefly explained the scope and necessity for AI techniques in CAD tools at different levels of VLSI design. His paper included a brief on the existing VLSI–AI tools and stressed the importance of incorporating the expanded capabilities of AI in CAD tools. Khan et. al. focused on the applications of AI in the IC industry, particularly in expert systems; different knowledgebased systems, such as design automation assistant, design advisor by NCR, and REDESIGN, being used in the VLSI industry. Rapid developments in the field of AI/ML have drawn the attention of researchers who have made numerous pioneering efforts to design, develop, and apply the learning strategies to VLSI design and manufacturing. Beerel et al. stated the challenges and opportunities associated with MLbased algorithms in asynchronous CAD/VLSI; they proposed the development of an ML-based recommendation tool, called design advisor, that monitors and records the actions taken by various designers during the usage of standard RTL, logic synthesis, and place route tools. The design advisor chooses the best action for a given scenario by running powerful training engines. Subsequently, the design advisor is deployed and used by circuit designers for obtaining design recommendations. Overall, these design advisors focus more on asynchronous CAD/ML tools. The implementation of neural networks (NNs) for digital and analog VLSI circuits and knowledge-based systems has been reported previously reported in. Elfadel et.al. discussed in detail various ML methods used in the fields of physical design; yield prediction; failure, power, and thermal analysis; and analog design. Khailany et. al. highlighted the application of ML in chip designing. They focused on

ML-based approaches in the fields of microarchitectural design space exploration, power analysis, VLSI physical design, and analog design to optimize the prediction speed and tape-out time. They proposed an AIdriven physical design flow with a deep reinforcement learning (DRL) optimization loop to automatically explore the design space for high-quality physical floorplans, timing constraints, and placements, which can achieve good-quality results, downstream clock-tree synthesis (CTS), and routing steps. ML techniques in chip design and manufacturing, notably addressing the effect of process variations on chip manufacturing at the sub-22-nm regime, are discussed in wherein the authors discuss pattern-matching techniques integrated with ML techniques for pre-silicon hotspot detection, post-silicon variation extraction, and bug localization, as well as learning techniques for post-silicon time tuning. Many recent applications and opportunities for ML in physical design, in addition to the challenges in this field, are reviewed in [24], the paper also mentions the challenges in this field. Stratigopoulos et. al. reviews IC testing. Different areas of VLSI Technology reviewed in the paper by demonstrating various ML techniques in the field of testing and provides recommendations for future practitioners.

ML in EDA is currently gaining the attention of researchers and research communities. Employing ML in IC design and manufacturing augments the designers by reducing their time and effort in data analysis, optimizing the design flow, and improving time to market. Rapp et. al. presented a comprehensive presentation of state of the art on ML for CAD at different abstract levels. Interestingly, the paper also presents a meta-study of ML usage in CAD to capture the overall trend of suitable ML algorithms at various levels of the VLSI cycle. As per the meta-study, the trend for ML-CAD is shifting towards Physical design with NN-implementations compared to other abstraction levels and algorithms. The paper also discusses open challenges while employing ML for CAD, such as the problem of combinatorial optimization, limited availability of training data, practical limitations. However, the reviews and summary have been presented only for the last five years, limited to five key conferences and journals. Another survey summarizes ML-CAD works in a well-tabulated manner covering many abstraction levels in digital/analog design flow. However, there was little focus on challenges and future directions. a comprehensive review of Graphical Neural Networks (GNNs) for EDA is presented highlighting the areas of logic synthesis, physical design and verification. As graphs are intuitive way of representing circuits, netlists and layout, GNN can be easily fit in EDA to solve combinatorial optimization problems at various levels and improve the QoR (Quality of Results).

The reviews mentioned above break down to provide a detailed discussion on the AI/ML approaches proposed in the literature, mainly covering all the abstraction levels of the digital VLSI design flow.



Figure.1 Modern VLSI design flow

METHODOLOGY

AI can have a significant impact on the VLSI (Very Large Scale Integration) development cycle, optimizing various stages and improving the overall efficiency and quality of the process. Here are some ways AI can impact the VLSI development cycle:

Design Exploration:

AI techniques can assist in exploring the design space more efficiently by automating the generation and evaluation of various design alternatives. Machine learning algorithms can analyze past design data, performance metrics, and constraints to suggest optimal design choices, improving the efficiency of design exploration.

RTL Design Optimization:

AI can optimize the RTL (Register Transfer Level) design by automating tasks such as logic synthesis, datapath optimization, and resource allocation. Machine learning algorithms can analyze the design specifications, performance goals, and constraints to optimize the RTL design, improving performance, power consumption, and area utilization.

Physical Design Automation:

AI can enhance physical design tasks such as floorplanning, placement, and routing. Machine learning algorithms can optimize chip layout, reduce wirelength, and improve timing closure. AI can also assist in power optimization, clock tree synthesis, signal integrity analysis, and other physical design challenges.

Design Rule Checking (DRC):

AI-based DRC tools can analyze design layouts and automatically detect potential violations of manufacturing constraints and design rules. This reduces the need for manual inspection and speeds up the DRC process, ensuring that the design adheres to fabrication requirements.

Automatic Test Pattern Generation (ATPG):

AI can optimize ATPG by automating the generation of high-quality test patterns for design verification. Machine learning algorithms can analyze design characteristics, fault models, and test coverage metrics to generate efficient test patterns, improving fault detection and reducing test time.

Design for Manufacturing (DFM):

AI can assist in DFM by analyzing manufacturing data, identifying potential yield issues, and suggesting design optimizations. Machine learning algorithms can help optimize the design for manufacturability, reduce process variations, and enhance overall chip yield.

Design Closure:

AI techniques can aid in design closure tasks such as timing closure and power closure. Machine learning algorithms can analyze critical paths, optimize clock networks, and perform power analysis to achieve design goals and meet performance targets.

RESEARCH RESULT

1. Previous Design:

A. Nanotechnology and Scaling down

Progress to More Modest Cycle Hubs: Progressing endeavours in semiconductor fabricating include changing to more modest cycle hubs and empowering the making of more modest and more power-proficient semiconductors. Challenges have quantum impacts, spillage flows, and expanded aversion to assembling varieties. Benefits incorporate better execution, lower power utilization, and expanded mix thickness.

FinFET Innovation:

FinFET (Balance Field-Impact Semiconductor) is a three-layered semiconductor plan that helps address some of the difficulties related to conventional planar semiconductors. FinFETs give better command over current progression, lessening spillage and further developing energy proficiency. Execution of FinFETs requires new plan strategies and devices to take advantage of their benefits entirely.

B. 3D Incorporation

Outline of 3D Mix: 3D mix includes stacking various incorporated circuits (ICs) layers to upgrade execution and usefulness. Vertical stacking empowers more limited interconnects, lessening signal deferrals and further developing by a considerable framework speed. Challenges incorporate warm administration, arrangement exactness during stacking, and plan intricacy.

Advantages and Applications:

Further developed execution and decreased power utilization due to more limited interconnects. Applications range from memory stacking to heterogeneous incorporation of various innovations on a solitary chip. 3D incorporation takes into account the formation of smaller, superior execution frameworks.

C. High-level Materials

High-k Dielectrics: High-k dielectrics supplant customary silicon dioxide as protecting materials in semiconductors. These materials empower further scaling down by lessening the thickness of the entryway dielectric while keeping up with viable protection. Challenges incorporate reconciliation issues and unwavering quality worries. Metal Door Advances: Metal entryway advances utilize metals rather than polysilicon for the door anode in semiconductors. Metal entryways offer better command over edge voltage and lessen spillage current. Combination with high-k dielectrics is a typical way to deal with further developed semiconductor execution.

D. Framework on-Chip (SoC) Plan

Coordination of Various Capabilities: SoC configuration incorporates different parts, like processors, memory, and peripherals, onto a solitary chip. Challenges include adjusting clashing plan necessities, overseeing power utilization, and guaranteeing effective correspondence between coordinated parts.

Applications and Advantages:

SoCs are predominant in applications like cell phones, IoT gadgets, and implanted frameworks. Benefits incorporate diminished power utilization, further developed execution, and more modest structure factors.

E. High-level Bundling Advancements

Fan-Out Wafer-Level Bundling (FOWLP): FOWLP is a high-level bundling procedure where semiconductor gadgets are implanted in a polymer compound, considering a more minimized and lightweight bundle. This innovation upgrades signal trustworthiness and empowers the mix of assorted parts. Framework in-Bundle (Taste): Taste includes joining numerous ICs into a solitary bundle, considering the mix of various functionalities. Taste works with the advancement of mind-boggling frameworks with assorted parts.

2. Current challenges

A. Power Utilization Difficulties

Effect of Contracting Interaction Hubs: As interaction hubs contract, power thickness builds, prompting difficulties connected with spillage flows and dynamic power utilization. The effect of sub-edge spillage is more immense, requiring creative ways to deal with power-related issues.

Techniques for Power Productivity:

Power gating, clock gating, and voltage scaling are standard methods to oversee power utilization. Fashioners likewise utilize progressed power in the executive's systems, for example, different power spaces and dynamic voltage and recurrence scaling (DVFS).

B. Heat Scattering Difficulties

Expanding Power Thickness: Higher power densities in more modest regions bring about expanded restricted warming. This complex customary cooling technique requires inventive warm answers to forestall overheating and guarantee long-haul dependability.

Warm Administration Arrangements:

Procedures incorporate intensity spreaders, high-level cooling materials, and modern cooling frameworks. The 3D combination presents extra warm difficulties, requiring cautious thought of intensity dissemination between layers in an upward direction.

C. Plan Intricacy

Confirmation Difficulties: The intricacy of current VLSI plans makes confirmation a considerable test.

Check apparatuses and procedures should advance to deal with complex plans and guarantee accuracy in usefulness and execution.

Testing and Dependability Concerns:

Guaranteeing the unwavering quality of parts over the long haul and under different working circumstances is a basic test. Testing approaches, like inherent individual tests (BIST) and uncompromising quality mindful plans, are fundamental to distinguishing and alleviating expected disappointments.

D. Producing Expenses

Innovative Work Expenses: The rising intricacy of VLSI plans adds to higher creative work costs. Interest in state-of-the-art configuration apparatuses and procedures is essential to stay aware of mechanical progressions.

Cost of Cutting edge Creation Offices:

Assembling and keeping up with cutting-edge creation offices, frequently expected for more modest cycle hubs, cause huge expenses. Economies of scale and cooperative endeavours among semiconductor makers are fundamental to overseeing creation costs.

E. Security Concerns

Equipment-Based Security Dangers: As VLSI gadgets become more coordinated, the gamble of equipment-based assaults increases. Security weaknesses, for example, side-channel assaults and equipment Trojans, present severe dangers to the classification and respectability of incorporated circuits.

Measures for Guaranteeing Gadget Security:

Execution of secure equipment configuration rehearses equipment obscurity and the consolidation of cryptographic procedures: customary security reviews and the coordination of fast boot instruments to forestall unapproved access.

F. Monetary and Mechanical Outdated nature

Difficulties of Fast Mechanical Development: The high speed of mechanical development in VLSI configuration raises worries about the oldness of current advancements. Fashioners and makers should remain deft and adjust to advancements to stay serious.

Methodologies for Remaining Cutthroat:

Ceaseless interest in innovative work to remain at the cutting edge of mechanical headways. Cooperation and organizations to share information and assets, empowering aggregate transformation to industry changes.

3. Future directions

A. Arising Patterns in VLSI Plan

Simulated intelligence and AI Coordination: The joining of artificial intelligence and AI into VLSI configuration processes for streamlining, mechanization, and proactive investigation. Artificial intelligence-driven plan devices might upgrade proficiency in combination, format, and streamlining.

Quantum Processing Models:

Investigation of VLSI plans custom-made for quantum registering models. Quantum-motivated registering and crossover frameworks that consolidate traditional and quantum parts to handle complex issues.

Neuromorphic Registering:

Improvement of VLSI plans motivated by the human cerebrum's engineering for neuromorphic registering. Neuromorphic chips are intended to process and examine data proficiently with applications in artificial consciousness and mental registering.

Photonics Mix:

A mix of photonics with VLSI for rapid correspondence and information movement. Silicon photonics and other optical innovations to address the impediments of customary metal-based interconnects.

Energy-Productive Figuring:

Proceeded with centre around energy-productive VLSI plans to address power utilization challenges—investigation of novel materials, models, and processing standards to diminish power necessities.

CONCLUSIONS AND RECOMMENDATIONS

The mind-boggling nature of coordinated gadgets in VLSI configuration presents two difficulties and valuable open doors. The fate of VLSI configuration will be moulded by the mix of state-of-the-art advancements, for example, artificial intelligence, quantum processing, and neuromorphic figuring. Conquering difficulties connected with power utilization, heat dispersal, and security will require coordinated exertion from the business. The cooperative soul, combined with developments in warm administration, security rehearsals, and coordinated plan strategies, will play a vital in exploring the VLSI plan's future scene. As the business progresses, interest in exploration, schooling, and interdisciplinary coordinated effort will be fundamental to opening the maximum capacity of incorporated gadgets and addressing the developing necessities of a mechanically propelled society.

ADVANCE RESEARCH

Cooperative Environments:

The foundation of cooperative environments, including semiconductor producers, plan apparatus designers, and examination establishments, to altogether address difficulties. Shared assets and information to speed up development and decrease costs.

Advancements in Warm Administration:

I am progressing in the examination into cutting-edge warm administration arrangements, incorporating materials with high warm conductivity and imaginative cooling procedures—a mix of artificial intelligence for continuous checking and dynamic benevolent administration.

Security-by-Plan:

Reception of safety by-plan standards to insert safety efforts throughout the VLSI configuration process. Normalization of safety conventions and nonstop observation to recognize and alleviate potential security dangers.

Spry Plan Systems:

Execution of lithe plan techniques to upgrade adaptability and versatility in light of advancing advancements and market requests.Accentuation on the iterative turn of events and fast prototyping.

REFERENCES

A. B. Kahng, "Machine learning applications in physical design: Recent results and directions," in Proceedings of the 2018 International Symposium on Physical Design, pp. 68–73, 2018.

Aktar, T. Smart Grid with IOT. Available online: https://www.sanog.org/resources/sanog28/SANOG28-Conference_Smart-Grid-with-Internet-of-Things.pdf (accessed on 29 December 2021).

ARM. LPC1768 Datasheet. Available online: http://www.keil.com/dd/docs/datashts/philips/lpc176xds.pdf (accessed on 10 July 2022).

B. Khailany, H. Ren, S. Dai, S. Godil, B. Keller, R. Kirby, A. Klinefelter, R. Venkatesan, Y. Zhang, B. Catanzaro, et al., "Accelerating chip design with machine learning," IEEE Micro, vol. 40, no. 6, pp. 23–32, 2020.

Belkin. WeMo Switch. Available online: http://www.belkin.com/us/wemo (accessed on 13 July 2022).

Bui, N.; Castellani, A.P.; Casari, P.; Zorzi, M. The Internet of Energy: A web-enabled intelligent grid system. IEEE Netw. 2012, 26, 39–45. [Google Scholar] [CrossRef]

C. Schuermyer, "Deploying new nodes faster with machine learning for ic design and manufacturing," in 2019 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA), pp. 1–3, 2019.

C. Zhuo, B. Yu, and D. Gao, "Accelerating chip design with machine learning: From pre-silicon to post-silicon," in 2017 30th IEEE International System-on-Chip Conference (SOCC), pp. 227–232, 2017.

CMSIS OS. Available online: http://www.arm.com/products/processors/cortexm/cortex-microcontroller-software-interface-standard.php (accessed on 14 August 2022).

D. S. Lopera, L. Servadei, G. N. Kiprit, S. Hazra, R. Wille, and W. Ecker, "A survey of graph neural networks for electronic design automation," in 2021 ACM/IEEE 3rd Workshop on Machine Learning for CAD (MLCAD), pp. 1–6, 2021.

G. Huang, J. Hu, Y. He, J. Liu, M. Ma, Z. Shen, J. Wu, Y. Xu, H. Zhang, K. Zhong, X. Ning, Y. Ma, H. Yang, B. Yu, H. Yang, and Y. Wang, "Machine learning for electronic design automation: A survey," 2021.

G. Rabbat, "Vlsi and ai are getting closer," IEEE Circuits and Devices Magazine, vol. 4, no. 1, pp. 15–18, 1988.

Guinard, D.; Trifa, V.; Wilde, E. A resource-oriented architecture for the Web of Things. Internet Things (IoT) 2010, 1–8. [Google Scholar] [CrossRef]

Gunduz, M.Z.; Das, R. Cyber-security on smart grid: Threats and potential solutions. Comput. Netw. 2020, 169, 107094. [Google Scholar] [CrossRef]

H.-G. Stratigopoulos, "Machine learning applications in ic testing," in 2018 IEEE 23rd European Test Symposium (ETS), pp. 1–10, IEEE, 2018.

Hassan, M.; Rehmani, M.H.; Chen, J. Privacy preservation in blockchain based IoT systems: Integration issues, prospects, challenges, and future research directions. Future Gener. Comput. Syst. 2019, 97, 512–529. [Google Scholar] [CrossRef]

I. M. Elfadel, D. S. Boning, and X. Li, Machine Learning in VLSI Computer-Aided Design. Springer, 2019.

IEEE Task Force on Interfacing Techniques for Simulation Tools et al. Interfacing Power System and ICT Simulators: Challenges, State-of-the-Art, and Case Studies. IEEE Trans. Smart Grid 2018, 9, 14–24. [Google Scholar] [CrossRef]

J. G. Delgado-Frias and W. Moore, VLSI for Artificial Intelligence, vol. 68. Springer Science & Business Media, 2012.

Kimani, K.; Oduol, V.; Langat, K. Cyber security challenges for IoT-based smart grid networks. J. Crit. Infrastruct. Prot. 2019, 25, 36–49. [Google Scholar] [CrossRef]

L. Capodieci, "Data analytics and machine learning for design-processyield optimization in electronic design automation and ic semiconductor manufacturing," in 2017 China Semiconductor Technology International Conference (CSTIC), pp. 1–3, 2017.

M. Rapp, H. Amrouch, Y. Lin, B. Yu, D. Z. Pan, M. Wolf, and J. Henkel, "Mlcad: A survey of research in machine learning for cad keynote paper," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 1–1, 2021.

M. Z. A. Khan, H. Saleem, and S. Afzal, "Application of vlsi in artificial intelligence,"

Mavroeidakos, T.; Chaldeakis, V. Threat Landscape of Next Generation IoT-Enabled Smart Grids. In Advances in Information and Communication Technology, AIAI; Springer: Cham, Switzerland, 2020; p. 585. [Google Scholar] [CrossRef]

Mohanty, S.; Panda, B.N.; Pattnaik, B.S. Implement a Web of Things based Smart Grid to monitor and control Renewable Energy Sources remotely. In Proceedings of the IEEE Students' Conference on Electrical, Electronics and Computer Science, Bhopal, India, 1–2 March 2014; pp. 1–5. [Google Scholar] [CrossRef]

P. A. Beerel and M. Pedram, "Opportunities for machine learning in electronic design automation," in 2018 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1–5, 2018.

P3 International. Kill-a-Watt Product Series. Available online: http://www.p3international.com/products/p4400.html (accessed on 15 June 2022).

Pan, J.; Jain, R.; Biswas, P.; Wang, W.; Addepalli, S. A framework for intelligent location-based automated energy controls in a green building testbed. In Proceedings of the IEEE Energytech, Cleveland, OH, USA, 29–31 May 2012; pp. 1–6. [Google Scholar]

Pan, J.; Jain, R.; Paul, S.; Vu, T.; Saifullah, A.; Sha, M. An Internet of Things Framework for Smart Energy in Buildings: Designs, Prototype, and Experiments. IEEE Internet Things J. 2015, 2, 527–537. [Google Scholar] [CrossRef][Green Version]

R. S. Kirk, "The impact of ai technology on vlsi design," in Managing Requirements Knowledge, International Workshop on, pp. 125–125, IEEE Computer Society, 1985.

Ullah, Z.; Al-Turjman, F.; Mostarda, L.; Gagliardi, R. Applications of artificial intelligence and machine learning in smart cities. Comput. Commun. 2020, 154, 313–323. [Google Scholar] [CrossRef

Y. Ma, Z. He, W. Li, L. Zhang, and B. Yu, Understanding Graphs in EDA: From Shallow to Deep Learning, p. 119–126. New York, NY, USA: Association for Computing Machinery, 2020.